Fast SHA512 Implementations on Intel® Architecture Processors: White Paper
The paper describes a family of highly optimized implementations of the SHA512 cryptographic hash algorithm, which provide industry leading performance on a range of Intel® processors for a single data buffer consisting of an arbitrary number of data blocks.
This paper also describes the overall design of the SHA512 software, delves into some of the detailed optimizations, and presents a summary of the performance of some versions of the code.
Read the full Fast SHA512 Implementations on Intel® Architecture Processors: White Paper.
Demonstrates verification using turbo mode gadget and frequency display utility. (v.1, Oct. 2010)
Demonstrates how to use open source hypervisor, Xen* 3.0, and CentOS* 5.5. (v.1, Oct. 2010)
Demo: Walks through key features and use of the planner to create boards. (v.2, Sept. 2013)
Ishu Verma discusses Android* SDK and NDK toolsets as well as the benefits of using NDK. (v.001, Oct. 2011)
Demos tools, oscilloscope, platform, waveform analysis, SigTest software, and reports. (v.001, Mar. 2010)
Mark Hatle describes creating a custom embedded distribution on any architecture. (v.001, Oct. 2011)